Since the standardization in 1999 the hardware description language VHDL-AMS is widely used for the modeling of digital, analog, and mixed-signal systems. On the one hand, the powerful language constructs allow a very flexible creation of user-defined models. On the other hand, it is possible to define simulation problems with correct syntax but without a solution. From a mathematical point of view some reasons of such problems are discussed and rules are established that may help to avoid these difficulties.
Introduction
Since some years the hardware description language VHDL-AMS has been successfully applied to behavioral modeling tasks [1] , [2] , [3] , [4] . Digital, analog, and mixed-signal systems can be described using VHDL-AMS. The language is a strict superset of the digital VHDL 1076-1993. The evaluation of the digital part of a model is done by an event-drive simulation algorithm. A differential algebraic system of equations describes the analog part. It is evaluated by the analog solver. The interaction between the digital and analog solver is defined as mixed-signal simulation cycle in the VHDL-AMS standard. The exchange of values of digital signals and analog quantities is supported by special language constructs (e. g. 'RAMP, 'SLEW, 'ABOVE attributes, BREAK statement).
All principles of VHDL retain valid for VHDL-AMS models. In the same manner rules that are established for digital VHDL modeling (see e. g. [5] , [6] ) can also be used for VHDL-AMS models. First papers about specific consequences for analog and mixed-signal models were published [7] , [8] . The standard itself requires that the number of simultaneous statements of a model is equal to the declared unknowns of the network system of equations ( [1] , section 12.6.6). In this paper we have a look at the fact that the powerful language constructs also allow to create models with correct syntax but without a solution (see Fig. 1 ). entity bench of bench is end entity bench; architecture without_solution of bench is quantity x, y : real; begin
x + y == 1.0;
x + y == -1.0; end architecture without_solution; Figure 1 : VHDL-AMS simulation task without solution Below the background of some of such problems especially in view of analog and mixed-signal problems is discussed. The difficulties may result from The paper is structured in the following way. At the beginning some requirements concerning analog modeling tasks are summarized. The mathematical propositions that can be applied to these tasks concerning the solution conditions are introduced. Based on these propositions modeling rules are deduced and discussed by means of examples.
Simulation Problem

Elaboration of the analog part
We only consider the analog part in the case of the transient simulation. An analog solution point has to fulfill characteristic expressions. The structural set of these equations takes into consideration in the case of conservative systems the Kirchhoff's Laws and in the case of nonconservative systems the connection conditions of signal-flow blocks. The explicit set is built up by the simultaneous statements that describe for instance the constitutive relations of network branches or the inputoutput relations of signal-flow models. Furthermore, conditions are given by the augmentation set. They add requirements for the initialisation phase or at discontinuities (see Table 1 ).
Use of
Initialization phase (t=0) The Venn diagram in Fig. 2 shows these sets. The diagram demonstrates in a simple way that a solution of the analog part can only exit if conditions that are defined by structural, explicit, and augmentation set are not contradictory. More than one element can belong to the solution set if a characteristic expression does not add a new restriction to the solution but only "duplicates" an existing one. Quantities that have to be determined are across and through quantities of branches (furthermore we use to simplify matters only the terms branch voltages and branch currents) and free quantities.
The VHDL-AMS standard does not define a special system for the analysis of the analog part. For our purposes we use special systems that describe the essential of the problems. Without loss of structural set augmentation set explicit set solution basic set of piecewise continuous quantities generality we can assume that the general solutions are characterized in the same way as for the special systems. The structural and explicit set define a differential algebraic system of equations
T is the final simulation time. q is the number of quantities that are used together with the attributes ´DOT or ´INTEG.. The associated components of x are summarized in x . In the initialization phase (t=0) and at discontinuities (t=ts) the augmentation set defines
Characterization of solutions
Existence and uniqueness of solutions can be characterized using • A conclusion of the inverse function theorem (for details see e.g. [11] , p. 52):
is a given nonlinear function. F´(x*) is regular and F´(x*)=0. The solution x* is unique in a neighbourhood of x* under certain circumstance.
• A theorem about linear systems of equation (see e. g. [10] , p. 260):
These theorems can now be applied to the different simulation domains.
Initialization phase
In the initialisation phase the values ) 0 ( ' ), 0 ( x x have to fulfil a system of nonlinear equations that is given by (1) 
Assume that (3) can be divided into a linear and a non-linear part. The linear part consists of p equations and the non-linear part consists of n+q-p equations. Thus, (3) has the following structure
. Solution conditions can be checked in the following way (5) • A necessary condition for the existence of the solution of (3) is rank(A) = rank(A|b(0)) (6) .
Remarks
• The solution of the initialization phase is the starting point for the time domain analysis.
In the case of a problem (1) of higher index it is not sure that the solution of (3) is a consistent initial value (see e. g. [12] , [13] ). These problems can especially occur in nonelectrical applications of VHDL-AMS (see also example 3 in section 3.2). • Normally the conditions (5) and (6) can only be evaluated if an access to the network equations of a simulation engine is possible. But in the case of small test benches the network equations can be directly established in an easy way. This helps to check the application range of the models as we will see in the next section. • The determination of new initial values after a discontinuity can be done in a similar way.
We use argument ts instead of 0. The function B has to be replaced w.r.t. table 1. • The ranks of the left and right hand side matrices of (6) can be verified for instance as row or column rank of the reduced row echelon forms of the matrices. This can be done for small examples for instance using a program like Mathematica.
Time domain analysis
After the determination of the operating point in the initialisation phase the system (1) can be solved in the time domain. This is usually done applying a linear multistep method [7] . A nonlinear system of equation has to be solved at every time step. Furthermore we assume that (1) can be divided into p linear and p n − non-linear equations
. Solution conditions can be checked in the following way • A necessary condition for the uniqueness of the time domain solution of (1) is the regularity of the Jacobian, i. e. n x
1 ( (8) h is the step size.
• A necessary condition for the existence of a solution is
Remark
• Normally the conditions (8) and (9) can only be evaluated if an access to the network equations of a simulation engine is possible. But small test bench problems can be directly evaluated.
Modeling rules 3.1 General rules
The solution of the equations that describe the analogue part is given as the intersection of structural set, explicit set, and augmentation set of characteristic expressions. The requirements that are defined by these sets must not be contradictory. On the other hand the solution should be unique. This means for instance that undetermined currents and voltages should be avoided. The following general rules should be taken into consideration
• Each conservative terminal should be connected by some branches to the associated reference node. Otherwise the "node voltage" can be undetermined. Remark: This condition is in accordance with the requirement that at least one node 0 must appear in a Spice netlist. • The branch current of an independent or controlled voltages source is not restricted by a constitutive relation. That is why meshes of voltage sources should be avoided. On the other hand Kirchhoff's Voltage Law can easy be violated in such cases. Remark: The determination of the reduced row echelon form of the Jacobian (8) makes at least one zero row. At least one branch current of a corresponding voltage source is "free". • Cuts of current sources should be avoided by the same reasons. In general (9) is not valid. • Kirchhoff's Laws must not be expressed by simultaneous statements again. Remark:
Otherwise some equations of (1) are duplicated. The Jacobian (8) is no longer regular. A unique solution does not exist.
Initialisation phase
Structural set, explicit set, and augmentation set for the initialization phase of the characteristic expressions must not be contradictory. To check this the rules from section 2.2.1 can be applied. 
. That means the model can only be used in cases where 0 ) 0 ( = inp and in these cases the solution is not unique (remember (6)). The reason is the augmentation set that requires the derivative ahelp'dot to be zero in the initialization phase. This can only be fulfilled if the input ain is connected to a source with value zero at time 0. On the other hand, aout is undetermined at time 0. There is a zero column associated corresponding to aout in A. The problem can be avoided by replacing the default condition for ahelp'dot by a condition for aout. This can be done for instance by including a BREAK statement into the architectural body. The following simultaneous statement equals e. g. ahelp during quiescent domain analysis to zero break ahelp => 0.0;
Example 2
architecture wrong of vco is quantity vin across ain to gnd; quantity vout across iout through aout to gnd; quantity phi : real; begin phi'dot == math_2_pi*(f0+kv*(vin-v_f0)); vout == Vdc + a*sin(phi); end architecture wrong;
Figure 4: Wrong VCO architecture and simple test bench
The essential equations that describe the test bench from Fig. 4 in the initialization phase are 
. That means the model only works for an input voltage with a special value at time 0 (remember (6)). This problem does not occur if (10. 
This results from a degeneration of the network equation as already shown in [14] , [15] . Equivalent conditions have to be fulfilled after a discontinuity of the voltage source E. From a VHDL-AMS language point of view it should be taken into consideration that the determination of consistent initial values requires in the transformer model information about the rest of the network.
Time domain simulation
A necessary condition for the unique solution of the time domain analysis problem follows from (8):
• The Jacobian of the differential-algebraic system of equations after discretization must be of full rank. In the time domain analysis a resistive network has to be solved. The derivative F w.r.t. x' is zero. The network equations are given by
The values of r0 and sl are constant. 
Rules for mixed-signal models
Furthermore some specific problems are the result from the VHDL-AMS standard [1] . The specifics affect for instance the initialisation of real-valued signals that are read by the analogue part. If such signals of a real subtype T are not explicitly initialized they are initialized with T'LEFT. Problems in the first call of the analogue solver result from this initialisation (see e. g. [8] ). Another consequence results from the analog-digital simulation cycle. New values can only be assigned to signals at event time points. If a signal assignment is not sensitive to an event the signal will never change its value (see the following example). In some cases this is an unexpected behavior. Therefore, the following rules should be taken into consideration
• An explicit initialization of real-valued signals that are used in simultaneous statements is necessary. • Signals can only be updated if the signal assignment is sensitive to an event. The example demonstrates that an assignment of a quantity to a signal only occurs at event time points. A signal assignment that is not sensitive to a digital event does not change its value (Fig. 7) . The change of the value of a quantity does not produce a digital event. Otherwise, the quantity values at event time points are used for signal assignments (Fig. 8 ).
Conclusion
Some rules that should be taken into consideration are discussed in this paper. They especially consider the solution conditions for the analog part. In addition to the known procedure from Spicelike network simulation engines in the initialisation phase and at discontinuities the requirements of characteristic expressions of the augmentation set must be considered.
Based on some mathematical proposition some very general rules were given in section 3.1. A formal verification of the other rules that are founded in section 2.2 demands an access to the network equations. If a commercial simulation engine is used this would not be possible at the moment. The way out is to create small test benches and check the application area of models using these test benches and propositions about their solution. On this base models can be changed and/or special application conditions can be handled with special care. Examples for this procedure are given in sections 3.2 and 3.3. In the same way mixed signal models can be checked. This method helps to avoid problems in VHDL-AMS models and makes the user sensitive to the problems that can occur.
A VHPI-AMS Subcommittee of the IEEE 1076.1 Working Group started its activities in 2001 (see e. g. [16] ). In the future it can be expected that a VHDL-AMS PLI (programming language interface) will allow to access internal network equations so that the presented methods can be applied. It could be an interesting approach in the future.
